All Products

MC10EP35DG

-3V~-5.5V 3GHz 2 Bit JK Type Flip Flop DUAL 50mA 10EP Series 8-SOIC (0.154, 3.90mm Width)


  • Manufacturer: Rochester Electronics, LLC
  • Origchip NO: 699-MC10EP35DG
  • Package: 8-SOIC (0.154, 3.90mm Width)
  • Datasheet: PDF
  • Stock: 896
  • Description: -3V~-5.5V 3GHz 2 Bit JK Type Flip Flop DUAL 50mA 10EP Series 8-SOIC (0.154, 3.90mm Width)(Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to Utmel.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Mounting Type Surface Mount
Package / Case 8-SOIC (0.154, 3.90mm Width)
Surface Mount YES
Operating Temperature -40°C~85°C TA
Packaging Tube
Series 10EP
JESD-609 Code e3
Pbfree Code no
Part Status Obsolete
Moisture Sensitivity Level (MSL) 1 (Unlimited)
Number of Terminations 8
Type JK Type
Terminal Finish MATTE TIN
Additional Feature NECL MODE: VCC = 0V WITH VEE = -3V TO -5.5V
Technology ECL
Voltage - Supply -3V~-5.5V
Terminal Position DUAL
Terminal Form GULL WING
Peak Reflow Temperature (Cel) 260
Supply Voltage 3.3V
Time@Peak Reflow Temperature-Max (s) 40
JESD-30 Code R-PDSO-G8
Function Reset
Qualification Status COMMERCIAL
Output Type Differential
Number of Elements 1
Supply Voltage-Max (Vsup) 5.5V
Supply Voltage-Min (Vsup) 3V
Number of Bits 2
Clock Frequency 3GHz
Family 10E
Current - Quiescent (Iq) 50mA
Output Polarity COMPLEMENTARY
Trigger Type Positive Edge
Propagation Delay (tpd) 0.49 ns
Length 4.9mm
Width 3.9mm
RoHS Status ROHS3 Compliant

MC10EP35DG Overview


It is packaged in the way of 8-SOIC (0.154, 3.90mm Width). There is an embedded version in the package Tube. T flip flop is configured with an output of Differential. It is configured with the trigger Positive Edge. In this case, the electronic component is mounted in the way of Surface Mount. With a supply voltage of -3V~-5.5V volts, it operates. A temperature of -40°C~85°C TAis used in the operation. The type of this D latch is JK Type. In terms of FPGAs, it belongs to the 10EP series. You should not exceed 3GHzin its output frequency. In total, it contains 1 elements. T flip flop consumes 50mA quiescent energy. There have been 8 terminations. Power is supplied from a voltage of 3.3V volts. It belongs to the family of electronic devices known as 10E. There are 2bits in this flip flop. Vsup reaches 5.5V, the maximal supply voltage. Normally, the supply voltage (Vsup) should be above 3V. In addition, you can refer to the additinal NECL MODE: VCC = 0V WITH VEE = -3V TO -5.5V of the D latch.

MC10EP35DG Features


Tube package
10EP series
2 Bits

MC10EP35DG Applications


There are a lot of Rochester Electronics, LLC MC10EP35DG Flip Flops applications.

  • Supports Live Insertion
  • Automotive
  • Safety Clamp
  • Frequency division
  • Matched Rise and Fall
  • ATE
  • ESD protection
  • Parallel data storage
  • Shift Registers
  • Balanced Propagation Delays